

**IN THE SPECIFICATION:**

On page 7, please replace paragraph 2, starting at line 9 with the following rewritten paragraph:

A1  
The interface circuit 50 preferably includes registers that may be read from or written to by the microprocessor 46. The microprocessor 46 preferably writes commands into these registers and reads the results of the search function from them. The remainder of the interface circuit 50 interprets the commands written by the microprocessor 46 and initiates functions in the CRCW device 48 in response to these commands.

On page 7, please replace paragraph 4, starting at line 29 with the following rewritten paragraph:

A2  
The logic circuit 54 preferably includes N parallel processors that search N entries of a table stored in the storage circuit 52. Two search functions are preferably implemented depending upon the expected result. For instance, if an exact match of the search key is required, the logic circuit 54 preferably performs an equality comparison between the search key and each of the entries in the table. However, if the N entries are pre-sorted, the user may require that the CRCW device 48 output two entries, between which the search key is located.

On page 8, please replace paragraph 1, starting at line 6 with the following rewritten paragraph:

A3  
As shown in Figure 5, table memory 56 and operational plane memory 58 in the storage circuit 52 are preferably organized as three-dimensional arrays of memory. The three dimensions are preferably columns 60, rows 62, and tables 64. Each column 60 is preferably an array of bytes, and each row 62 is preferably an array of columns 60. Each table 64 is then preferably an array of rows 62. The storage circuit 52 may also be visualized as a stack of

Applicant: Srikanth Nagaraja  
Application Serial No.: 09/923,262  
Filing Date: August 6, 2001  
Docket No.: 1156-2  
Reply to Non-Final Office Action mailed November 26, 2003  
Page 3 of 24

A3  
work sheets, such as those used in spreadsheet applications. In order to access a particular cell or byte 66 in either the table memory 56 or the operational plane memory 58, the table 64, the row 62 in that table 64, and the column 60 in that row 62 [[is]] are preferably specified using the notation "byte (C,R,T)", where "C" represents the column number, "R" represents the row number, and "T" represents the table number.

---

On page 8, please replace paragraph 2, starting at line 19 with the following rewritten paragraph:

---

A4  
As shown in Figure 4, the storage circuit 52 preferably includes table memory 56 and operational plane memory 58, which are both preferably accessible [~~from~~] by the logic circuit 54. Table memory 56 preferably stores each of the tables to be searched and operational plane memory 58 preferably stores the particular table currently being searched.

---